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Abstract— In this work, we demonstrate high-performance 
Enhancement-mode (E-mode) GaN Metal-Oxide-Semiconductor 
High Electron Mobility Transistors (MOS-HEMTs) on Si 
substrate based on sidewall depletion achieved by nanostructured 
gate with large work-function metal. The devices presented 
threshold voltage (VTH) over 0.6 V at 1 μA/mm, large current 
density (IDS) up to 590 mA/mm, low specific on resistance (RON,SP) 
of 1.33 mΩ·cm2, high ON/OFF ratio over 1010 and large 
breakdown voltage (VBR) of 1080 V at 1 μA/mm with grounded 
substrate. The excellent high power FOM of 877 MW/cm2 reveals 
the potential of our approach to obtain E-mode operation, while 
maintaining exceptional on-state performance and high VBR. 
 
Index Terms— GaN, HEMT, E-mode, Sidewalls depletion, Pt 
gate, work-function engineering 
I. INTRODUCTION 
 lGaN/GaN MOS-HEMTs have emerged as promising 
candidates for high power applications due to superior 
properties of GaN such as large critical electric field and high 
electron saturation velocity [1], [2]. However, the presence of a 
2D electron gas (2DEG), induced by spontaneous and 
piezoelectric fields in AlGaN/GaN heterojunction, results 
naturally in depletion mode (D-mode) operation, which is 
undesirable for power applications due to safety concerns, and 
would require an increased complexity for gate drivers. Several 
methods have been proposed to achieve E-mode devices, 
among which the most common are based on p-type GaN cap-
layers [3]–[7], fluorine implantation [8], [9] and gate recess 
[10]–[14]. These methods rely on depleting the 2DEG under the 
gate by removing, by treating the AlGaN barrier, or by 
depositing p-GaN over the barrier.  
Recently, fin-shaped tri-gate structures, formed by 
structuring parts of the gate region [10], have been developed 
to demonstrate high-voltage GaN MOS-HEMTs with superior 
gate control, leading to large ON-OFF ratios and small sub-
threshold slopes (SS), along with much reduced leakage current, 
and significantly increased breakdown voltages [15]–[17]. In 
addition, an excellent control of the threshold voltage (VTH) in 
tri-gates, achieved by changing the fin width (w), offers an 
additional device design tool [17] and has been explored to 
reach E-mode operation in previous works [18]–[21]. This 
approach relies only on one lithography step to achieve positive 
threshold voltage through strain relaxation of the barrier layer 
and electron depletion from the fin sidewalls, and does not 
require any critical etching as for gate recess or p-GaN gates. 
However, devices exploiting sidewalls depletion from the fins 
alone still show negative VTH (defined at 1 μA/mm) and often 
suffer from performance degradation due to the small fin widths 
required for E-mode operation. Novel approaches are required 
to further increase the threshold voltage to positive values and 
to resolve the performance degradation in narrow nanowires.  
In this work, we present high-performance E-mode 
AlGaN/GaN MOS-HEMTs based on a large work-function gate 
metal, deposited over nanowires in the gate region, which led 
to complete sidewall depletion and positive VTH. In addition, a 
judicious design of the nanostructured gate geometry mitigated 
the performance degradation caused by the 2DEG removal, and 
also improved the device breakdown voltage by converting part 
of the gate electrode into a gate-connected field plate [15]. This 
resulted in state-of-the-art E-mode devices with positive VTH > 
0.6 V at 1 μA/mm, low RON, SP of 1.33 mΩ·cm2, large IDS up to 
590 mA/mm and high VBR of 1080 V with grounded substrate. 
II. DEVICE STRUCTURE 
The devices were fabricated on a GaN-on-Si heterostructure 
consisting of 5.4 μm of buffer, 320 nm of unintentionally doped 
GaN (u-GaN) channel, 24.6 nm of Al0.25Ga0.75N barrier and 3.3 
nm of u-GaN cap-layer. The electron concentration and 
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Fig. 1.  (a) Top-view SEM image of the device channel region, in which the 
nanostructured gate region is highlighted. (b) Zoomed SEM image of the 
nanowire region with 20 nm-wide fins and 50 nm spacing, before gate oxide 
deposition. (c) Cross-section SEM of the gate nanowires along the AA’ line. 
The fins are conformally covered only by 20 nm ALD SiO2, on top of which 
the Ni-Au or Pt-Au gate stacks were deposited.   
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mobility of the 2DEG from Hall measurements at room 
temperature were 1.3 × 1013 cm-2 and 1700 cm2/V·s, 
respectively. A scanning electron microscopy (SEM) image of 
the device channel is shown in Fig. 1(a). The fabrication 
process started with electron-beam lithography to define the 
mesa and nanowires in the gate region. The sample was then 
etched by Cl2-based inductively coupled plasma etching (ICP) 
to a depth of 165 nm. The width of the 700 nm-long nanowires 
in the gate was varied from 15 nm to 40 nm to investigate the 
effect of sidewall depletion (Fig. 1(b)). The source and drain 
ohmic contacts were formed by a stack of Ti (20 nm)/Al (120 
nm)/Ti (40 nm)/Ni (60 nm)/Au (50 nm) and annealed at 780 °C 
for 30 s. 20 nm-thick SiO2 was conformally deposited over the 
nanowires by atomic layer deposition (ALD) as gate dielectric. 
Two types of work-function metals deposited over the gate 
region were investigated: Ni/Au (50 nm/150 nm) and Pt/Au (50 
nm/150 nm). No passivation layer was deposited on top of the 
devices. A Focused Ion Beam (FIB) cross-section of the 
nanostructured gate region is shown in Fig. 1(c). Unlike in tri-
gate structures [15], [17], the gate metal did not penetrated too 
far in between nanowires due to the small spacing of 50 nm. 
The transistor dimensions are LGS = 2 μm, LG = 3 μm and LGD = 
10 μm, 15 μm and 20 μm.  Device characteristics such as RON, 
IDS, IOFF and transconductance (gm) were normalized by the 
entire device footprint of 60 μm, rather than by the fin width. 
III. RESULTS AND DISCUSSION 
The IDS versus VGS transfer characteristics for transistors with 
standard Ni-Au gate metal stack are presented in Fig. 2(a). 
Reference devices with planar gates, co-fabricated on the same 
chip, presented normally-on behavior with VTH = -4.8 V.  A 
significant shift in VTH of about 4 V was achieved by patterning 
700 nm-long nanowires in the gate region with w of 40 nm. As 
the fin width was reduced, VTH further approached 0 V, which 
is mainly due to strain relaxation of the AlGaN/GaN in addition 
to sidewalls depletion [20], [22], [23].  However, this is not 
enough to achieve fully E-mode operation, even for a nanowire 
width down to 15 nm. This result agrees well with previous 
works [16], [24] and illustrates the difficulty to achieve 
normally-off behavior relying solely on sidewall depletion. 
To further shift VTH to positive values, an additional 
mechanism based on the use of a large work-function (ϕm) gate 
metal was deployed. While a similar method has been proposed 
for p-GaN HEMTs [5], [25], its effect in the presence of a gate 
oxide requires additional studies. For a MOS-HEMT, the 
expression of VTH
  is linearly dependent on the barrier height ϕB 
 
Fig. 2.  (a) Transfer curve for different fin width for Ni-Au gate stack at VDS=5 
V. As the nanowire width decreases, VTH further approaches 0 V (b) Transfer 
curve comparison for the same fin width and spacing for Ni-Au and Pt-Au 
gate stack for VDS = 5 V. The corresponding gate leakage for the two gate metal 
stacks is also shown. (c) VTH (defined at 1 μA/mm) as a function of the fin 
width and gate metal. A positive VTH shift of around 0.8 V is consistently 
observed between the two metal stacks for the different widths. (d) RON vs LGD 
for the same fin width and spacing for Ni-Au and Pt-Au gate stack for a 
saturation gate voltage of 7 V. No difference in RON is observed between the 
gate metals. Inset: typical output curves for LGD=10 μm for Ni and Pt gates. 
 
 
Fig. 3. On-resistance RON and saturation current IDS, SAT versus filling factor 
(FF). The planar gate corresponds to FF = 1. A minor degradation, smaller 
than 3%, is observed for the nanostructured gate devices. 
 
 
 
Fig. 4. (a) Device transfer characteristic in logarithmic scale and the 
corresponding gate leakage for VDS = 5 V. VTH defined at 1 μA/mm is 0.64 V 
while the Subthreshold Slope (SS) is 110 mV/dec. (b) Linear scale transfer 
curve and transconductance gm for VDS = 5 V. VTH from linear extrapolation is 
1.56 V. gm shows two convoluted peaks corresponding to conduction through 
the fin 2DEG and the MOS channel at the fin sidewalls (c) Output 
characteristics with VG ranging from 0V to 6V with ΔVG=2 V. (d) Breakdown 
characteristics for LGD of 10 μm and 15 μm. The breakdown voltage is defined 
at IDS = 1 μA/mm. All the device characteristics have been normalized by the 
total device footprint (60 μm). 
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between the metal and the gate dielectric [9], [26], which can 
be increased by selecting a gate metal with larger ϕm. The larger 
work-function of Pt (5.64-5.91 eV) [27] compared to that of Ni 
(5.04-5.35 eV) [28], resulted in a positive VTH shift of about 0.8 
V (Fig. 2(b)), which was consistent for all fin widths 
investigated (Fig. 2(c)), resulting in E-mode operation for 
devices with fin width below 30 nm. The observed shift agrees 
well with the work-function difference between the two metals 
and suggests that SiO2/AlGaN interface Fermi level is 
unpinned, which is in  agreement with Ref. [29]. In addition, 
the larger Pt work-function leads to a decrease of the forward 
gate leakage of about one order of magnitude (Fig. 2(b)).  No 
difference in RON versus LGD was observed between Ni-Au and 
Pt-Au gate stacks (Fig. 2(d)).  
To determine the influence of w on the device performance, 
RON and IDS, SAT were extracted from the device output curves 
and plotted versus their filling factor (FF = wFin / wPeriod). No 
clear degradation was observed for FF varying from 0.45 to 
0.23, since a decrease in the FF leads to a larger number of 
nanowires in the gate region which enhances sidewall 
conduction and compensates the loss of 2DEG due to etching. 
Even with respect to a planar gate device (FF = 1), the increase 
in RON due to the narrow nanowires in the gate is minor (~ 3%) 
(Fig. 3). This is a remarkable result that offers a large freedom 
for device design, as the nanowire width mainly affects the VTH 
without degrading significantly the device output 
characteristics.  
 The transfer curve for a typical Pt-Au nanostructured device 
with w of 20 nm and LGD of 10 μm is shown in Figs. 4 (a,b), 
presenting VTH of 0.64 V at IDS = 1 μA/mm, while from the 
linear extrapolation in linear scale, VTH is 1.56 V. Thanks to the 
small gate dielectric leakage, the ratio of drain to gate current at 
VG = 6 V is still >10
10. Despite the fact that the gate metal does 
not fill the trenches between nanowires, as in typical tri-gate 
structures, the gate control is excellent with ON/OFF ratio > 
1010, subthreshold slope (SS) of 110 mV/dec, large 
transconductance peak of 190 mS/mm and ultra-small leakage 
currents. The gm curve exhibits two convoluted peaks at 
positive VG corresponding to the conduction contribution from 
the 2DEG in the fin top layer and the MOS channel at the fin 
sidewalls (Fig. 4(b)). The transfer curve hysteresis from double 
sweep measurement was 0.35 V for VG up to 3 V along with 
interface trap density Dit of about 1.3 × 10
12 cm-2 eV-1 extracted 
for the subthreshold slope [10]. An increase in hysteresis was 
observed for larger gate voltages which is believed to be due to 
the poor ALD oxide quality obtained in this batch, since 
previous nanostructured devices with similar device geometry 
did not present this issue. No clear difference from gate-lag 
measurements has been observed between the nanostructured 
and planar devices. Preliminary dynamic RON measurement 
showed an improvement in current collapse for the nanowire 
devices thanks to the better electric field distribution due to the 
intrinsic gate-connected field plate [15], [30], however further 
studies in the presence of a passivation layer will be performed 
in future experiments. The output characteristics of the device 
shown in Fig. 4(c), reveals a RON of 7.4 Ω·mm for LGD of 10 
μm, corresponding to a very small RON, SP of 1.33 mΩ·cm2 
(considering a 1.5 μm transfer length for each ohmic contact). 
The VBR of these devices, defined at 1 μA/mm, was extracted 
for a VG of 0 V with grounded substrate (Fig. 4(d)), resulting in 
1080 V and 1360 V for LGD of 10 μm and 15 μm, respectively. 
The VBR for LGD 15 μm was limited by the vertical buffer VBR 
of 1350 V, determined separately from 2 terminal breakdown 
measurements. The devices were then benchmarked against 
state-of-the-art E-mode GaN-on-Si (MOS)HEMTs, comparing 
VTH, RON and IDS,SAT (Fig. 5(a)) and VBR and RON,SP (Fig. 5(b)). 
It is noteworthy that the RON of these nanowire-based devices 
was among the lowest values compared to E-mode GaN devices 
in the literature. This resulted in an excellent high-power FOM 
of 877 MW/cm2 for LGD of 10 μm. 
IV. CONCLUSIONS  
In this work we demonstrated high-performance 
nanostructured E-mode MOSHEMTs on Si based on the 
combination of sidewalls depletion with high work-function Pt 
gate metal with VTH > 0.6 V at 1 μA/mm, low RON,SP of 1.33 
mΩ·cm2, large IDS of 590 mA/mm, and high VBR over 1050 V. 
These results demonstrate the outstanding potential of this 
technology for power applications. 
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